



# CM72SD512ARLP

512 MByte Registered DDR DIMM with ECC

## Key Features

- ◆ Error Checking and Correcting (ECC) for maximum memory reliability
- ◆ Very high density using 512 MBit SDRAM devices
- ◆ High Performance
  - registered synchronous Double Data Rate SDRAM
  - all inputs synchronized to system clock
  - data transferred on both rising and falling edge of clock
  - PLL-based clock regeneration
- ◆ SSTL-2 compatible (2.5V) switching
- ◆ Serial Presence Detect (SPD) EEPROM provides automatic memory configuration
- ◆ Series termination on clock and data lines
- ◆ Board footprint of less than 2.0 square inches
- ◆ Built using nine 64M x 8 DDR SDRAMs, 4K refresh
- ◆ Low Module Height: 1.2 inches MAX
- ◆ Pin-compatible with all PC1600, PC2100, PC2700, and PC3200 modules

## Selection Guide

# CM72SD512ARLP-xxxx/x

MODULE SIZE:  
512 MByte, 32Mx8 RAMs

ADDRESS PATH:  
Blank = Unbuffered  
R = Registered

MODULE HEIGHT  
LP = 1.2 inches

SPEED:  
2100: PC2100 (266 MHz)  
2700: PC2700 (333 MHz)  
3200: PC3200 (400 MHz)

RAM VENDOR:  
M = Micron  
N = Infineon  
S = Samsung

## General Description

The CM72SD512ARLP is a Double Data Rate SDRAM Dual Inline Memory Module (DIMM), designed for applications in which both performance and density are critical. This DIMM includes Error Checking and Correcting (ECC) for maximum reliability, and has registered address and control signals to enable fully configured systems.

These DIMMs are constructed using nine 512MBit (64Mx8) DDR SDRAMs in TSOP-II packages, and are fully compliant with JEDEC specifications.

The module also includes an EEPROM to support Serial Presence Detect (SPD) requirements. Decoupling capacitors are mounted on the printed circuit board for each DDR SDRAM device, and series termination is provided on all clock and data lines.

The synchronous design of these Corsair SDRAM DIMMs allows precise cycle control with the use of the system clock. Two I/O transactions are possible on every clock cycle due to the use of double data rate RAMs. The high clock frequency and high density of this device enable a high level of performance to be achieved in advanced workstations and servers.

## Pin Definitions

Pin Name	Function
A0 - A12	Address Inputs
BA0, BA1	Bank Address Select Inputs
DQ0 - DQ63	Data Input/Output
CB0 - CB7	ECC Check Bits
DQS0 - DQS8	Data Strobe Input/Output
CK0, /CK0	Clock Inputs
CKE0, CKE1	Clock Enable Inputs
/CS0, /CS1	Chip Select Inputs
/RAS	Row Address Strobe Input
/CAS	Column Address Strobe Input
/WE	Write Enable Input
DM0 - DM8	Data Mask Inputs
VDD	Power Supply (2.5V)
VDDQ	Data Input/Output Power Supply
VSS	Ground
VREF	SSTL-2 Signalling Reference Voltage
VDDSPD	Serial EEPROM Power
SDA	SPD Data Output
SCL	SPD Clock Input
SA0 - SA2	SPD Address Inputs
/RESET	Reset Enable
NC	No Connection







### Pin Configuration


Pin #	Front Side	Pin #	Back Side	Pin #	Front Side	Pin #	Back Side
1	VREF	93	VSS	47	DQS8	139	VSS
2	DQ0	94	DQ4	48	A0	140	DM8
3	VSS	95	DQ5	49	CB2	141	A10
4	DQ1	96	VDDQ	50	VSS	142	CB6
5	DQS0	97	DM0	51	CB3	143	VDDQ
6	DQ2	98	DQ6	52	BA1	144	CB7
7	VDD	99	DQ7	53	DQ32	145	VSS
8	DQ3	100	VSS	54	VDDQ	146	DQ36
9	NC	101	NC	55	DQ33	147	DQ37
10	/RESET	102	NC	56	DQS4	148	VDD
11	VSS	103	A13	57	DQ34	149	DM4
12	DQ8	104	VDDQ	58	VSS	150	DQ38
13	DQ9	105	DQ12	59	BA0	151	DQ39
14	DQS1	106	DQ13	60	DQ35	152	VSS
15	VDDQ	107	DM1	61	DQ40	153	DQ44
16	NC	108	VDD	62	VDDQ	154	/RAS
17	NC	109	DQ14	63	/WE	155	DQ45
18	VSS	110	DQ15	64	DQ41	156	VDDQ
19	DQ10	111	CKE1	65	/CAS	157	/CS0
20	DQ11	112	VDDQ	66	VSS	158	/CS1
21	CKE0	113	BA2	67	DQS5	159	DM5
22	VDDQ	114	DQ20	68	DQ42	160	VSS
23	DQ16	115	A12	69	DQ43	161	DQ46
24	DQ17	116	VSS	70	VDD	162	DQ47
25	DQS2	117	DQ21	71	/CS2	163	/CS3
26	VSS	118	A11	72	DQ48	164	VDDQ
27	A9	119	DM2	73	DQ49	165	DQ52
28	DQ18	120	VDD	74	VSS	166	DQ53
29	A7	121	DQ22	75	/CK2	167	NC
30	VDDQ	122	A8	76	CK2	168	VDD
31	DQ19	123	DQ23	77	VDDQ	169	DM6
32	A5	124	VSS	78	DQS6	170	DQ54
33	DQ24	125	A6	79	DQ50	171	DQ55
34	VSS	126	DQ28	80	DQ51	172	VDDQ
35	DQ25	127	DQ29	81	VSS	173	NC
36	DQS3	128	VDDQ	82	VDDID	174	DQ60
37	A4	129	DM3	83	DQ56	175	DQ61
38	VDD	130	A3	84	DQ57	176	VSS
39	DQ26	131	DQ30	85	VDD	177	DM7
40	DQ27	132	VSS	86	DQS7	178	DQ62
41	A2	133	DQ31	87	DQ58	179	DQ63
42	VSS	134	CB4	88	DQ59	180	VDDQ
43	A1	135	CB5	89	VSS	181	SA0
44	CB0	138	VDDQ	90	NC	182	SA1
45	CB1	137	CK0	91	SDA	183	SA2
46	VDD	138	/CK0	92	SDL	184	VDDSPD



Block Diagram



### Package Configuration



© Corsair Memory Incorporated, May 2005. Corsair and the Corsair Logo are trademarks of Corsair Memory Incorporated. All other trademarks are the property of their respective owners. Corsair reserves the right to make changes without notice to any products herein. Corsair makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Corsair assume any liability arising out of the application of any product, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Corsair does not convey any license under its patent rights nor the rights of others. Corsair products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application for which the failure of the Corsair product could create a situation in which personal injury or death may occur.